DS05-20835-3E

FLASH MEMORY

CMOS

2 M (256 K × 8) BIT

MBM29LV002T-12-x/MBM29LV002B-12-X

■ FEATURES

Single 3.0 V read, program, and erase

Minimizes system level power requirements

• Compatible with JEDEC-standard commands

Uses same software commands as E²PROMs

Package Option

40-pin TSOP (Package suffix: PTN – Normal Bend Type, PTR – Reversed Bend Type) 40-pin SON (Package suffix: PNS)

- Minimum 100,000 program/erase cycles
- High performance

120 ns maximum access time

Sector erase architecture

One 16 Kbyte, two 8 Kbytes, one 32 Kbyte, and three 64 Kbytes.

Any combination of sectors can be concurrently erased. Also supports full chip erase.

Boot Code Sector Architecture

T = Top sector

B = Bottom sector

Embedded Erase[™] Algorithms

Automatically pre-programs and erases the chip or any sector

Embedded Program[™] Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready-Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

· Automatic sleep mode

When addresses remain stable, automatically switches themselves to low power mode.

- Low Vcc write inhibit ≤ 2.5 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read in another sector within the same device

• Sector protection

Hardware method disables any combination of sectors from program or erase operations.

(Continued)


(Continued)

- Temporary sector unprotection

 Hardware method enables temporarily any combination of sectors from program or erase operations.
- Extended operating temperature range: -40°C to +85°C

Please refer to "MBM29LV002T/MBM29LV002B" in detailed specifications.

■ PACKAGE



■ GENERAL DESCRIPTION

The MBM29LV002T-X/B-X are a 2M-bit, 3.0 V-only Flash memory organized as 256K bytes of 8 bits each. The MBM29LV002T-X/B-X are offered in 40-pin TSOP (I) and 40-pin SON packages. These devices are designed to be programmed in-system with the standard system 3.0 V Vcc supply. 12.0 V Vpp and 5.0 V Vcc are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

The MBM29LV002T-X/B-X offer access time 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable (\overline{CE}) , write enable (\overline{WE}) , and output enable (\overline{OE}) controls.

The MBM29LV002T-X/B-X are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV002T-X/B-X are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

These devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV002T-X/B-X are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and requlated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ_7 , by the Toggle Bit feature on DQ_6 , or the RY/BY output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV002T-X/B-X memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 16 Kbyte, two 8 Kbytes, one 32 Kbyte, and three 64 Kbytes.
- Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.




	3FFFFH
64 Kbyte	2FFFFH
64 Kbyte	
64 Kbyte	1FFFFH
04 Rbyte	0FFFFH
32 Kbyte	07FFFH
8 Kbyte	
8 Kbyte	05FFFH
,	03FFFH
16 Kbyte	00000H

MBM29LV002T-X Sector Architecture

MBM29LV002B-X Sector Architecture


■ BLOCK DIAGRAM




■ PRODUCT LINE UP

Part No.		MBM29LV002T-X/MBM29LV002B-X
Ordering Part No. $V_{CC} = 3.0 \text{ V}_{-0.3 \text{ V}}^{+0.6 \text{ V}}$		-12-X
Max. Address Access Time (ns)		120
Max. CE Access Time (ns)		120
Max. OE Access Time (ns)		50

■ CONNECTION DIAGRAMS





■ LOGIC SYMBOL





Table 1 MBM29LV002T-X/002B-X Pin Configuration

Pin	Function
A ₀ to A ₁₇	Address Inputs
DQ ₀ to DQ ₇	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/BY	Ready-Busy Outputs
RESET	Hardware Reset Pin/ Sector Protection Unlock
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply

■ ORDERING INFORMATION

Industrial Devices

Fujitsu industrial devices are available in two packages. The order number is formed by a combination of:



■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	55°C to +125°C
Ambient Temperature with Power Applied	
Voltage with Respect to Ground All Pins except A ₉ , \overline{OE} , and \overline{RESET} (Note 1)	0.5 V to +Vcc+0.5 V
Vcc (Note 1)	0.5 V to +5.5 V
A9, OE, RESET (Note 2)	0.5 V to +13.0 V

- **Notes:** 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
 - 2. Minimum DC input voltage on A₉, \overline{OE} , and \overline{RESET} pins are -0.5 V. During voltage transitions, A₉, \overline{OE} , and \overline{RESET} pins may negative overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉, \overline{OE} , and \overline{RESET} pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING RANGES

Industrial Devices
Ambient Temperature (TA)-40°C to +85°C

Vcc Supply Voltages+2.7 V to +3.6 V


Recommended operating ranges define those limits between which the functionality of the device is guaranteed.


WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.


Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ MAXIMUM OVERSHOOT







■ DC CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
l u	Input Leakage Current	Vin = Vss to Vcc, Vcc = Vcc Max.	-1.0	+1.0	μA
ILO	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max.	-1.0	+1.0	μA
Ішт	A ₉ , OE, RESET Inputs Leakage Current	Vcc = Vcc Max., A ₉ , OE, RESET = 12.5 V	_	80	μA
Icc ₁	Vcc Active Current (Note 1)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	_	30	mA
Icc2	Vcc Active Current (Note 2)	CE = VIL, OE = VIH	_	35	mA
Icc3	Vcc Current (Standby)	Vcc = Vcc Max., $\overline{\text{CE}}$ = Vcc \pm 0.3 V, RESET = Vcc \pm 0.3 V	_	50	μΑ
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = Vss ± 0.3 V	_	50	μA
VIL	Input Low Level	_	-0.5	0.6	V
VIH	Input High Level	_	2.0	Vcc + 0.3	V
VID	Voltage for Autoselect and Sector Protection/Temporary Sector Unprotection (A ₉ , OE, RESET)	_	11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 4.0 mA, Vcc = Vcc Min.	_	0.45	V
V _{OH1}	Output High Voltage Lovel	Iон = −2.0 mA, Vcc = Vcc Min.	2.4	_	V
V _{OH2}	Output High Voltage Level	Іон = -100 μA, Vcc = Vcc Min.	Vcc-0.4	_	V
VLKO	Low Vcc Lock-Out Voltage	_	2.3	2.5	V

Notes: 1. The lcc current listed includes both the DC operating current and the frequency dependent component (at 5 MHz).

The frequency component typically is 2 mA/MHz, with \overline{OE} at V_{IH}.

2. Icc active while Embedded Algorithm (program or erase) is in progress.

■ AC CHARACTERISTICS


• Read Only Operations Characteristics

Parameter Symbols		Description	Test Setup		-12-X (Note)	Unit
JEDEC	Standard				(NOIE)	
tavav	trc	Read Cycle Time	_	Min.	120	ns
t avqv	tacc	Address to Output Delay $\frac{\overline{CE} = V_{IL}}{\overline{OE} = V_{IL}}$ Max.		120	ns	
t ELQV	t ce	Chip Enable to Output Delay $\overline{OE} = V_{IL}$ Max.		120	ns	
t GLQV	toe	Output Enable to Output Delay — Max.		50	ns	
t ehqz	t DF	Chip Enable to Output High-Z — Max.		30	ns	
t GHQZ	t DF	Output Enable to Output High-Z	_	Max.	30	ns
t axqx	tон	Output Hold Time From Addresses, CE or OE, Whichever Occurs First	_	Min.	0	ns
_	t READY	RESET Pin Low to Read Mode	_	Max.	20	μs

Note: Test Conditions: Output Load: 1 TTL gate and 100 pF

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V



• Write/Erase/Program Operations Alternate WE Controlled Writes

Parameter Symbols		Description			40 V	
JEDEC	Standard		-12-X	Unit		
tavav	twc	Write Cycle Time		Min.	120	ns
tavwl	t as	Address Setup Ti	me	Min.	0	ns
twlax	t ah	Address Hold Tim	ie	Min.	50	ns
t DVWH	tos	Data Setup Time		Min.	50	ns
t whdx	t DH	Data Hold Time		Min.	0	ns
_	toes	Output Enable Se	tup Time	Min.	0	ns
	4	Output Enable	Read	Min.	0	ns
_	t 0EH	Hold Time	Toggle and Data Polling	Min.	10	ns
t GHWL	t GHWL	Read Recover Tir	ne Before Write	Min.	0	ns
t ELWL	t cs	CE Setup Time	CE Setup Time		0	ns
t wheh	tсн	CE Hold Time	CE Hold Time		0	ns
t wLwH	twp	Write Pulse Width		Min.	50	ns
t whwL	t wph	Write Pulse Width	Write Pulse Width High		30	ns
t whwh1	t whwh1	Byte Programmin	Byte Programming Operation		8	μs
twhwh2	t whwh2	Sector Erase Ope	eration (Note 1)	Тур.	1	sec
_	tvcs	Vcc Setup Time		Min.	50	μs
_	t vlht	Voltage Transition	Time (Note 2)	Min.	4	μs
_	t wpp	Write Pulse Width	(Note 2)	Min.	100	μs
_	toesp	OE Setup Time to	WE Active (Note 2)	Min.	4	μs
_	tcsp	CE Setup Time to WE Active (Note 2)		Min.	4	μs
_	t RB	Recover Time From RY/BY		Min.	0	ns
_	t RP	RESET Pulse Wid	RESET Pulse Width		500	ns
_	t RH	RESET Hold Time	e Before Read	Min.	500	ns
_	t BUSY	Program/Erase Va	alid to RY/BY Delay	Min.	90	ns

Notes: 1. This does not include the preprogramming time.

2. These timings are for Sector Protection operation.

• Write/Erase/Program Operation Alternate CE Controlled Writes

Parameter Symbols			40 V	l lm!4		
JEDEC	Standard			-12-X	Unit	
tavav	twc	Write Cycle Time		Min.	120	ns
t AVEL	t as	Address Setup Ti	me	Min.	0	ns
t ELAX	t AH	Address Hold Tim	ne	Min.	50	ns
t dveh	tos	Data Setup Time		Min.	50	ns
t ehdx	t DH	Data Hold Time		Min.	0	ns
_	toes	Output Enable Se	etup Time	Min.	0	ns
	40-11	Output Enable	Read	Min.	0	ns
_	t 0EH	Hold Time	Toggle and Data Polling	Min.	10	ns
t GHEL	t GHEL	Read Recover Tir	ne Before Write	Min.	0	ns
twlel	tws	WE Setup Time	WE Setup Time		0	ns
t ehwh	twн	WE Hold Time	WE Hold Time		0	ns
t ELEH	tcp	CE Pulse Width	CE Pulse Width		50	ns
t ehel	t cph	CE Pulse Width F	ligh	Min.	30	ns
t whwh1	t whwh1	Byte Programmin	g Operation	Тур.	8	μs
twhwh2	t whwh2	Sector Erase Ope	eration (Note)	Тур.	1	sec
_	tvcs	Vcc Setup Time	Vcc Setup Time		50	μs
_	t RB	Recover Time Fro	Recover Time From RY/BY		0	ns
_	t RP	RESET Pulse Wi	RESET Pulse Width		500	ns
_	t RH	RESET Hold Time	e Before Read	Min.	500	ns
_	t BUSY	Program/Erase Va	alid to RY/BY Delay	Min.	90	ns

Note: This does not include the preprogramming time.

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comment	
Farameter	Min.	Тур.	Max.	Unit	Comment	
Sector Erase Time	_	1	15	sec	Excludes programming time prior to erasure	
Byte Programming Time	_	8	3,600	μs	Excludes system-level overhead	
Chip Programming Time	_	2.1	T.B.D	sec	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	Cycles		

■ TSOP PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
CIN	Input Capacitance	V _{IN} = 0	7	8	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
C _{IN2}	Control Pin Capacitance	Vin = 0	9	11	pF

Note: Test conditions $T_A = 25$ °C, f = 1.0 MHz

■ SON PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V _{IN} = 0	7	8	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
CIN2	Control Pin Capacitance	VIN = 0	9	11	pF

Note: Test conditions T_A = 25°C, f = 1.0 MHz

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi

Kanagawa 211-8588, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9803

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.